







USB Type C Port




Status LEDs




Encoder Connector




CAN Connector






JTAG Interface



Title I/O			Revision 1.0	
Size A	Number			
Date:	1/17/2025		Sheet of	2 - 5
File:	C:\Users\...\IO.SchDoc		Drawn By:	Will Snyder




Title			
MCU			
Size	Number	Revision	
A		1.0	
Date:	1/17/2025	Sheet of	3 - 5
File:	C:\Users\...\MCU.SchDoc	Drawn By:	Will Snyder




Title Power Supplies			
Size	Number	Revision	
A		1.0	
Date:	1/17/2025	Sheet of	4 - 5
File:	C:\Users\...\Power Supplies.SchDoc	Drawn By:	Will Snyder

5V0 to 3V3 Logic Level Shift


Place 0.1uF ceramic decoupling capacitor as close as possible to package



5V0 to 3V3 Shift Reference



Signal Hysteresis



Title

5V to 3V3 Logic Level Shifting

Size

A

Number

Revision

1.0

Date: 1/17/2025

File: C:\Users\...\Logic Level Shifting.SchDoc

Sheet of 5 - 5

Drawn By: Will Snyder